FSM Design Techniques for Stable State Transitions Under Fast Clocks: a Pedagogical Approach

Abstract

The notion of state machine is a fundamental concept in digital design, particularly when using Field Programmable Gate Arrays (FPGAs). However, the typical undergraduate curriculum often explains state transitions in Finite State Machines (FSMs) without adequately addressing the impact of fast clock speeds. This gap in instruction can lead to design issues, especially when consecutive state transitions are expected to occur based on the same input signal. A common pitfall for students is the 'fall-through' phenomenon, where the fast clock causes unintended state advancements because the flip-flop registers the input as active for multiple cycles. This paper aims to enhance the understanding of FSM design among electrical and computer engineering undergraduates by addressing this specific challenge. We present a detailed methodology for designing FSMs that correctly handle consecutive state transitions triggered by a single input signal. The approach includes explanations and implementations using VHDL and Verilog, supported by hardware block diagrams. Our goal is to not only benefit students in grasping this critical aspect of FSM design but also to provide valuable insights for authors of digital design textbooks, ensuring that educational materials better reflect practical considerations in digital systems. © 2024 IEEE.

Keywords

Author Keywords

Engineering education digital design field programmable gate arrays finite state machine hardware design languages

Index Keywords

Teaching Curricula Students Pedagogical approach Digital storage Integrated circuit design Structural dynamics Clocks Hardware-software codesign Shift registers Design technique Digital designs Field programmable gate array Field programmables Finite states machine Hardware design language Programmable gate array Stable state State transitions

Author Affiliations

Department of Electrical Engineering, Universitas Muhammadiyah Surakarta, Surakarta, Central Java, Indonesia

Funding & Acknowledgements

No funding information

References 10 References

1 Maxfield, Clive Max, The Design Warrior's Guide to FPGAs: Devices, Tools and Flows, The Design Warrior's Guide to FPGAs: Devices, Tools and Flows, pp. 1-542, (2004)

2 Athanas, Peter M., Embedded systems design with FPGAs, Embedded Systems Design with FPGAs, 9781461413622, pp. 1-278, (2013)

3 Harris, Sarah L., Digital Design and Computer Architecture: RISC-V Edition, Digital Design and Computer Architecture: RISC-V Edition, pp. 1-564, (2021)

4 Introduction to Microprocessor Based Systems Design, (2022)

5 Gürsoy, Handan, Control System Implementation on an FPGA Platform, IFAC-PapersOnLine, 49, 25, pp. 425-430, (2016)

6 Kravets, Petro I., Hardware Implementation Neural Network Controller on FPGA for Stability Ball on the Platform, Advances in Intelligent Systems and Computing, 938, pp. 247-256, (2020)

7 Chundi, Pavan Kumar, Channel Estimation Using Deep Learning on an FPGA for 5G Millimeter-Wave Communication Systems, IEEE Transactions on Circuits and Systems I: Regular Papers, 69, 2, pp. 908-918, (2022)

8 Bailey, Donald G., DESIGN FOR EMBEDDED IMAGE PROCESSING ON FPGAs, Second Edition, Design for Embedded Image Processing on FPGAs, Second Edition, pp. 1-474, (2023)

9 Mishra, Pratikanta, FPGA-Based Real-Time Implementation of Quadral-Duty Digital-PWM-Controlled Permanent Magnet BLDC Drive, IEEE/ASME Transactions on Mechatronics, 25, 3, pp. 1456-1467, (2020)

10 Usman, Adil, Design and control of a BLDC motor drive using hybrid modeling technique and FPGA based hysteresis current controller, PIICON 2020 - 9th IEEE Power India International Conference, (2020)

FSM Design Techniques for Stable State Transitions Under Fast Clocks: a Pedagogical Approach

How to Cite